

**Aumictech**

Test & measurement · bought, sold, repaired, calibrated

Data Sheet

August 14, 2026

AGILENT / KEYSIGHT

Agilent/Keysight 1660AS

Timing Edge Terms: 2 edge terms plus 2 timers (timing analyzer) Remote Interface: HP-IB and RS-232C standard (except 1664A notes) Disk: 3.5 inch high-density floppy, LIF and DOS
Oscilloscope Sample Rate: 1 GSa/s per channel (1660AS/CS table) Remote Interface: HP-IB and RS-232C standard (except 1664A notes) Disk: 3.5 inch high-density floppy, LIF and DOS
Oscilloscope Sample Rate: 1 GSa/s per channel (1660AS/CS table) Oscilloscope Bandwidth: dc to 250 MHz (dc coupled)



MODEL	CALIBRATION
Agilent / Keysight 1660AS	Available on request
CONDITION	STATUS
Used	In stock
RFQ / SKU	LISTING
1660AS	https://aumictechlabs.com/products/1660as-2/

NIST-traceable cal

SAM registered

30-day returns

NAICS 423690 · 811210 · 541380

This unit

The Agilent/Keysight 1660AS is a benchtop logic analyzer with integrated oscilloscope capability for digital system verification and debugging. It combines deep memory capture with dual-channel analog measurement, supporting both state and timing analysis across up to 136 channels depending on configuration. Technical Specifications Logic Analyzer Channel count: 34, 68, 102, or 136 channels (model dependent) Timing analysis: 250 MHz on all channels, 500 MHz on half channels (conventional); 125 MHz on all channels, 250 MHz on half channels (transitional); 125 MHz on half channels (glitch) Timing resolution: 2 ns State analysis: 100 MHz on all channels, 50 MHz available State clocks/qualifiers: Up to 6 Memory depth: 4K samples per channel (normal mode); 8K samples per channel (half-channel modes) Setup/hold time: 4.5 ns Pattern recognizers: 10 Range recognizers: 2 Trigger modes: Edge, voltage level, and pattern duration

with graphical trigger macros Oscilloscope Channels Channel count: 2 Maximum sample rate: 1 GSa/s per channel Bandwidth: DC to 250 MHz (DC coupled) Rise time: 1.4 ns Vertical resolution: 8 bits Memory depth: 8K samples per channel Time interval measurement accuracy: Better than 150 ps Probe Characteristics Input impedance: 100 kOhm Input capacitance: 8 pFKey Features Dual-mode analysis: State and timing capture in single instrument Glitch detection capability at 125 MHz on half channels Programmable triggering with 10 pattern and 2 range recognizers High-resolution timing: 2 ns across all channelsTypical Applications Hardware and software integration verification Digital system debugging and validation Processor and bus signal capture Complex event sequencing analysisCompatibility & Integration Communication ports: RS-232, HP-IB (standard); Centronics (optional) Optional LAN: ThinLAN and Ethertwist available on 1660C-Series Data storage: 3.5-inch high-density floppy disk (LIF and DOS formats) Printer support: HP DeskJet, LaserJet, QuietJet, PaintJet, ThinkJet Fully programmable control Physical footprint: 17.3" W × 14.5" H × 8.1" D; 26 lbs

1660AS Characteristics / Specifications

PARAMETER	VALUE
Model	1660AS
Instrument Type	Standalone logic analyzer
Series Family	HP 1660 A/C/E series
State And Timing Channels	136
State Speed	100 MHz, all channels
State Speed Alternate Listing	50 MHz also listed on the 1660-series characteristics table
Conventional Timing All Channels	250 MHz
Conventional Timing Half Channels	500 MHz
Transitional Timing All Channels	125 MHz
Transitional Timing Half Channels	250 MHz
Glitch Timing	125 MHz half channels
State Clocks Qualifiers	6
Memory Depth Full Channel	4K samples per channel
Memory Depth Half Channel	8K samples per channel
Channel Count Full Half	136/68
State Sequence Levels	12 sequence levels with two-way branching (1660A user reference)
State Pattern Terms	10 pattern resource terms, 2 range terms, 2 timers
Timing Sequence Levels	10 sequence levels with two-way branching
Timing Edge Terms	2 edge terms plus 2 timers (timing analyzer)
Remote Interface	HP-IB and RS-232C standard (except 1664A notes)
Disk	3.5 inch high-density floppy, LIF and DOS
Weight Family	26 lb (11.8 kg)
Width	17.3 in (440 mm) family outline
Height	8.1 in (205 mm) family outline
Depth	14.5 in (367 mm) family outline

PARAMETER	VALUE
Oscilloscope Channels	2
Oscilloscope Sample Rate	1 GSa/s per channel (1660AS/CS table)
Oscilloscope Bandwidth	dc to 250 MHz (dc coupled)
Oscilloscope Rise Time	1.4 ns
Oscilloscope Vertical Resolution	8 bits
Oscilloscope Memory	8k samples per channel
Display	gray-scale CRT
Bandwidth	dc to 250 MHz (dc coupled)
Rise Time	1.4 ns

Full OEM specifications

Complete technical content extracted from the manufacturer datasheet. Sparse OEM tables are reconstructed as tables below; other text is preserved as paragraphs.

technical data (5963-2172) and the 1660-series user's reference list 100 MHz state, 500 MHz half-channel timing, 4K/8K memory, and 136 state/timing channels plusabuilt-in 2-channel 1 GSa/s 250 MHz oscilloscope.

Applications

Digital hardware debug, microprocessor bus trace, and timing/glitch analysis with simultaneous analog capture on the built-in scope.

Key Features

136 state/timing channels

100 MHz state / 500 MHz half-channel timing

4K memory (8K half-channel)

Graphical trigger macros and inverse assemblers

HP-IB and RS-232 programmability

Technical Specifications

Technical Specifications

PARAMETER	VALUE
Model	1660AS
Instrument Type	Standalone logic analyzer
Series Family	HP 1660 A/C/E series
State And Timing Channels	136
State Speed	100 MHz, all channels
State Speed Alternate Listing	50 MHz also listed on the 1660-series characteristics table
Conventional Timing All Channels	250 MHz
Conventional Timing Half Channels	500 MHz
Transitional Timing All Channels	125 MHz
Transitional Timing Half Channels	250 MHz
Glitch Timing	125 MHz half channels
State Clocks Qualifiers	6
Memory Depth Full Channel	4K samples per channel
Memory Depth Half Channel	8K samples per channel
Channel Count Full Half	136/68
State Sequence Levels	12 sequence levels with two-way branching (1660A user reference)
State Pattern Terms	10 pattern resource terms, 2 range terms, 2 timers
Timing Sequence Levels	10 sequence levels with two-way branching
Timing Edge Terms	2 edge terms plus 2 timers (timing analyzer)
Remote Interface	HP-IB and RS-232C standard (except 1664A notes)

PARAMETER	VALUE
Disk	3.5 inch high-density floppy, LIF and DOS
Weight Family	26 lb (11.8 kg)
Width	17.3 in (440 mm) family outline
Height	8.1 in (205 mm) family outline
Depth	14.5 in (367 mm) family outline
Channel Count Full Half	136/68
Oscilloscope Channels	2
Oscilloscope Sample Rate	1 GSa/s per channel (1660AS/CS table)
Oscilloscope Bandwidth	dc to 250 MHz (dc coupled)
Oscilloscope Rise Time	1.4 ns
Oscilloscope Vertical Resolution	8 bits
Oscilloscope Memory	8k samples per channel
Display	gray-scale CRT

Notes

Channel, timing, state, memory, and (where listed) oscilloscope rows from HP 1660-Series Technical Data 5963-2172 and HP 1660-Series User's Reference 01660-90904. CS/ES add color display relative to A/AS; confirm E-series memory options on the 1660E label if present.

Available from Aumictech

Used and refurbished unit evaluated in-house. Calibration: Available on request. Used · In stock.

Request a quote: sales@aumictech.com · +1 (484) 841-9341

Aumictech

788 S 500 E, Pleasant Grove, UT 84062
sales@aumictech.com · +1 (484) 841-9341
<https://aumictechlabs.com>

NIST-traceable calibration · SAM registered ·
30-day returns
NAICS 423690 · 811210 · 541380
Generated August 14, 2026

Technical content from manufacturer specifications. Unit photo/stock from Aumictech listing when available. Specifications subject to OEM documentation and unit condition.