

**Aumictech**

Test & measurement · bought, sold, repaired, calibrated

Data Sheet

August 13, 2026

ANRITSU

Anritsu MP1632A AND MU163220A AND MU163240A WITH Options 01/03

Anritsu MP1632A AND MU163220A AND MU163240A WITH Options 01/03, Provides advanced bit error rate testing and jitter analysis for high-speed digital interfaces, suitable for evaluating transmission characteristics and compliance testing in communication systems.



MODEL

**Anritsu
MP1632A/MU163220A/MU163240A**

CALIBRATION

**Available
on
request**

CONDITION

Used

STATUS

In stock

RFQ / SKU

MP1632A/MU163220A/MU163240A

LISTING

<https://aumictechlabs.com/products/mp1632a-mu163220a-mu163240a-2/>

NIST-traceable cal

SAM registered

30-day returns

NAICS 423690 · 811210 · 541380

This unit

The Anritsu MP1632A integrated bit error rate testing system combines the MU163220A Pulse Pattern Generator and MU163240A Error Detector in a single cabinet for high-speed digital interface characterization. Operating from 10 MHz to 3.2 GHz, this platform delivers advanced jitter analysis, eye margin measurement, and transmission compliance testing for STM-16/OC-48, Gigabit Ethernet, and Fibre Channel applications. Technical Specifications Pulse Pattern Generator (MU163220A): Operating frequency: 10 MHz to 3.2 GHz PRBS patterns: 2^n-1 sequences ($n = 7, 9, 11, 15, 20, 23, 31$) Consecutive 0s patterns: 2^n ($n = 7, 9, 11, 15$) Programmable pattern length: 2 to 8,338,608 bits (8 Mb maximum) Variable mark ratio and waveform cross-point adjustment

Interface levels: ECL, PECL, TTL, LVTTTL External clock input: 0.5 to 2 Vp-p Error Detector (MU163240A): Operating frequency: 10 MHz to 3.2 GHz Input voltage: 0.5 to 4 Vp-p (NRZ waveform) Threshold voltage range: -4 to +4 V (1 mV steps) Termination options: GND, -2 V, or +3 V via 50 Ω Input sensitivity: 25 mVp-p typical at 3 Gb/s (PRBS $2^{23}-1$) Phase margin: 250 ps typical at 3 Gb/s (PRBS $2^{23}-1$) BER Testing & Analysis: Error rate range: 0.0000×10^{-16} to 1.0000×10^{-0} Eye margin measurement with BER definition (1×10^{-n} , $n = 3-9$) Eye diagram and burst signal measurement Autosearch function for PRBS pattern, phase, and threshold optimization

Key Features Integrated PPG and ED in compact single cabinet reduces footprint versus modular configurations Large color LCD touchscreen with Windows 3.1 interface Wide phase and threshold margin capabilities for precise signal characterization Burst measurement capability for optical loop testing without external instrumentation

Typical Applications STM-16/OC-48 system validation Gigabit Ethernet compliance testing Fibre Channel transmission verification High-speed digital link characterization

Compatibility & Integration With Option 03 Integrated Synthesizer: 50 MHz to 3.2 GHz frequency coverage (1 kHz steps). System operates on Windows 3.1 platform for user interface and data management.

Features & description

From manufacturer datasheet

Features

- 3.2 Gb/s PPG and ED in one cabinet
- Frequency range 50 MHz to 3.2 GHz
- Eye diagram and burst signal measurement
- Programmable patterns to 8 Mb max
- PRBS 2^7-1 to $2^{31}-1$ with variable mark ratio
- High input sensitivity and wide phase margin ED
- Optional 3.2G internal synthesizer Option 03
- Color LCD touchscreen Windows based UI

Applications

- STM-16/OC-48 device and module BER production test
- Fibre Channel and Gigabit Ethernet evaluation
- WDM component and optical module characterization
- GaAs IC and high-speed ASIC/FPGA testing
- Continuous and burst optical circuit BER
- Eye diagram and eye margin quality measurements

MP1632AMU163220AMU163240A Characteristics / Specifications

PARAMETER	VALUE
Model	MP1632A
Manufacturer	Anritsu
Instrument Type	Digital Data Analyzer / BERT
Alias	MP1632A; Anritsu MP1632A
PPG module	MU163220A 3.2G Pulse Pattern Generator
ED module	MU163240A 3.2G Error Detector
Frequency range	50 MHz to 3.2 GHz
Maximum bit rate	3.2 Gb/s
Programmable pattern length max	8 Mb
PRBS patterns	2 ⁷ -1 to 2 ³¹ -1 variable mark ratio
Zero substitution patterns	supported
Data output crosspoint	variable
ED input sensitivity typical at 3 Gb/s PRBS 2e23 minus	25 mVp-p
ED phase margin typical at 3 Gb/s PRBS 2e23 minus	250 ps
Eye diagram measurement	supported
Burst signal measurement	supported
Auto search	PRBS pattern plus phase and threshold search
Internal synthesizer Option 03 SSB phase noise	-85 dBc/Hz or less at 10 kHz offset
Remote Option	Ethernet interface board
Internal synthesizer Option	3.2G synthesizer
Display	color LCD with touchscreen
Operating temperature	+5 to +45 C
DimensionsWxHxD	426 mm x 221.5 mm x 451 mm
SONET SDH rates supported class	STM-0/1/4/16 / OC-1/3/12/48

PARAMETER	VALUE
Primary use	3.2 Gb/s PPG+ED digital data analysis
Related PPG standalone	MP1652A
Related ED standalone	MP1653A
Form factor	single cabinet BERTS
OS class	Windows based instrument UI
Custom screens	one key / one parameter operation Notes Specs from Anritsu MP1632A Digital Data Analyzer product descriptions (50 MHz–3.2 GHz; MU163220A/MU163240A; Opt 01/02/03). Confirm installed modules, synthesizer option, and I/O levels on the unit.

General Specifications & Supplementary Characteristics

PARAMETER	VALUE
Operating temperature	+5 to +45 C
Operating Temperature	+5 to +45 C
DimensionsWxHxD	426 mm x 221.5 mm x 451 mm
SONET SDH rates supported class	STM-0/1/4/16 / OC-1/3/12/48
Primary use	3.2 Gb/s PPG+ED digital data analysis
Related PPG standalone	MP1652A
Related ED standalone	MP1653A
Form factor	single cabinet BERTS
OS class	Windows based instrument UI
Custom screens	one key / one parameter operation Notes Specs from Anritsu MP1632A Digital Data Analyzer product descriptions (50 MHz–3.2 GHz; MU163220A/MU163240A; Opt 01/02/03). Confirm installed modules, synthesizer option, and I/O levels on the unit.

Full OEM specifications

Complete technical content extracted from the manufacturer datasheet. Sparse OEM tables are reconstructed as tables below; other text is preserved as paragraphs.

Specifications	
Specifications	
PARAMETER	VALUE
Model	MP1632A
Manufacturer	Anritsu
Instrument Type	Digital Data Analyzer / BERT
Alias	MP1632A; Anritsu MP1632A
PPG module	MU163220A 3.2G Pulse Pattern Generator
ED module	MU163240A 3.2G Error Detector
Frequency range	50 MHz to 3.2 GHz
Maximum bit rate	3.2 Gb/s
Programmable pattern length max	8 Mb
PRBS patterns	2^7-1 to 2^31-1 variable mark ratio
Zero substitution patterns	supported
Data output crosspoint	variable
ED input sensitivity typical at 3 Gb/s PRBS 2e23 minus 1: 25 mVp-p	
ED phase margin typical at 3 Gb/s PRBS 2e23 minus 1: 250 ps	
Specifications	
PARAMETER	VALUE
Eye diagram measurement	supported
Burst signal measurement	supported
Auto search	PRBS pattern plus phase and threshold search
Internal synthesizer Option 03 SSB phase noise	-85 dBc/Hz or less at 10 kHz offset
Remote Option 01	GPIO interface board
Remote Option 02	Ethernet interface board
Internal synthesizer Option 03	3.2G synthesizer
Display	color LCD with touchscreen
Operating temperature	+5 to +45 C

PARAMETER	VALUE
DimensionsWxHxD	426 mm x 221.5 mm x 451 mm
SONET SDH rates supported class	STM-0/1/4/16 / OC-1/3/12/48
Primary use	3.2 Gb/s PPG+ED digital data analysis
Related PPG standalone	MP1652A
Related ED standalone	MP1653A
Form factor	single cabinet BERTS
OS class	Windows based instrument UI
Custom screens	one key / one parameter operation

Notes

Specs from Anritsu MP1632A Digital Data Analyzer product descriptions (50 MHz-3.2 GHz; MU163220A/MU163240A; Opt 01/02/03). Confirm installed modules, synthesizer option, and I/O levels on the unit.

Available from Aumictech

Used and refurbished unit evaluated in-house. Calibration: Available on request. Used · In stock.

Request a quote: sales@aumictech.com · +1 (484) 841-9341

Aumictech

788 S 500 E, Pleasant Grove, UT 84062
sales@aumictech.com · +1 (484) 841-9341
<https://aumictechlabs.com>

NIST-traceable calibration · SAM registered ·
30-day returns
NAICS 423690 · 811210 · 541380
Generated August 13, 2026

Technical content from manufacturer specifications. Unit photo/stock from Aumictech listing when available. Specifications subject to OEM documentation and unit condition.