

**Aumictech**

Test & measurement · bought, sold, repaired, calibrated

Data Sheet

August 12, 2026

TEKTRONIX

Tektronix BSX320 BERTScope Protocol-aware 32 Gb/s Bit Error Ratio Analyzer

The Tektronix BSX320 BERTScope is a protocol-aware Bit Error Ratio Analyzer designed for characterization and validation of high-speed serial data links up to 32 Gb/s. This instrument accelerates debugging of physical layer and link training issues while validating compliance with Gen3 and Gen4 standards including PCIe, SAS, SAS/SATA, USB 3.1, and DisplayPort. Typical Applications Physical layer validation, link training debugging, receiver sensitivity characterization, clock recovery jitter tolerance assessment, and compliance verification for high-speed serial standards. Aumictech offers NIST-traceable calibration and repair for the Tektronix BSX320. All calibrations are performed to NIST-traceable standards and ship with a certificate. Turnaround is typically 1–3 business days after receipt. This Tektronix BSX320 is listed at . Calibration is available separately from . Contact us for volume pricing or if you need multiple units.



MODEL

Tektronix BSX320

CALIBRATION

Available on request

CONDITION

Used

STATUS

In stock

RFQ / SKU

BSX320

LISTING

<https://aumictechlabs.com/products/bsx320-2/>

NIST-traceable cal

SAM registered

30-day returns

NAICS 423690 · 811210 · 541380

This unit

The Tektronix BSX320 BERTScope is a protocol-aware Bit Error Ratio Analyzer designed for characterization and validation of high-speed serial data links up to 32 Gb/s. This instrument accelerates debugging of physical layer and link training issues while validating compliance with

Gen3 and Gen4 standards including PCIe, SAS, SAS/SATA, USB 3.1, and DisplayPort. Technical Specifications Data rate: Up to 32 Gb/s for pattern generation and error analysis Standards support: Gen3 and Gen4 protocols (PCIe, SAS, SAS/SATA, USB 3.1, DisplayPort, proprietary standards) Protocol-aware handshaking and synchronization with device under test DUT handshaking capability above 16 Gb/s for RX test requirements, including loopback initiation and adaptive link training 4-tap transmit equalization (optional) Jitter analysis from 1.5 to 32 Gb/s with random jitter up to 0.5 UI, band-limited 10 MHz to 1 GHz (1.5 MHz to 100 MHz in PCIe2 mode) BER-based direct Total Jitter measurement to 10^{-12} BER and beyond Jitter decomposition: random jitter, bounded uncorrelated jitter (BUJ), data dependent jitter (DDJ), inter-symbol interference (ISI), duty cycle distortion (DCD), sub-rate jitter (SRJ) Eye diagram analysis with BER correlation, mask testing, and BER contour Optional jitter map for comprehensive decomposition including long patterns (PRBS-31) Key Features Protocol-oriented and bit-oriented multi-chain pattern sequencing with enhanced pattern/sequence editor User-defined detector pattern matching with stimulus-response feedback Optional forward error correction (FEC) analysis with post-FEC error rate simulation Patented Error Location Analysis for deterministic error pattern correlation Stressed signal generation (STR) for stressed receiver sensitivity and clock recovery jitter tolerance testing Spread spectrum clocking (SSC) measurement and display with frequency deviation and modulation rate analysis Typical Applications Physical layer validation, link training debugging, receiver sensitivity characterization, clock recovery jitter tolerance assessment, and compliance verification for high-speed serial standards.

Features & description

From manufacturer datasheet

Technical Specifications

Data rate: Up to 32 Gb/s for pattern generation and error analysis Standards support: Gen3 and Gen4 protocols (PCIe, SAS, SAS/SATA, USB 3.1, DisplayPort, proprietary standards) Protocol-aware handshaking and synchronization with device under test DUT handshaking capability above 16 Gb/s for RX test requirements, including loopback initiation and adaptive link training 4-tap transmit equalization (optional) Jitter analysis from 1.5 to 32 Gb/s with random jitter up to 0.5 UI, band-limited 10 MHz to 1 GHz (1.5 MHz to 100 MHz in PCIe2 mode) BER-based direct Total Jitter measurement to 10^{-12} BER and beyond Jitter decomposition: random jitter, bounded uncorrelated jitter (BUJ), data dependent jitter (DDJ), inter-symbol interference (ISI), duty cycle distortion (DCD), sub-rate jitter (SRJ) Eye diagram analysis with BER correlation, mask testing, and BER contour Optional jitter map for comprehensive decomposition including long patterns (PRBS-31)

Key Features

Protocol-oriented and bit-oriented multi-chain pattern sequencing with enhanced pattern/sequence editor User-defined detector pattern matching with stimulus-response feedback Optional forward error correction (FEC) analysis with post-FEC error rate simulation Patented Error Location Analysis for deterministic error pattern correlation Stressed signal generation (STR) for stressed receiver sensitivity and clock recovery jitter tolerance testing Spread spectrum clocking (SSC) measurement and display with frequency deviation and modulation rate analysis Typical Applications Physical layer validation, link training debugging, receiver sensitivity characterization, clock recovery jitter tolerance assessment, and compliance verification for high-speed serial standards.

Tektronix BSX320 — Repair & Calibration Service

Aumictech offers NIST-traceable calibration and repair for the Tektronix BSX320. All calibrations are performed to NIST-traceable standards and ship with a certificate. Turnaround is typically 1–3 business days after receipt. Standard Cal Pass/fail cert + NIST sticker Cal with Data Full NIST cert with measured values [Request Calibration](#) → [Request Repair Quote](#) →

Tektronix BSX320 price

This Tektronix BSX320 is listed at . Calibration is available separately from . Contact us for volume pricing or if you need multiple units.

Tektronix BSX320 calibration cost

NIST-traceable calibration for the Tektronix BSX320 is (standard — pass/fail certificate and calibration sticker) or (full measured data at every test point, reference standards documented, traceability chain included). Turnaround is 1 to 3 business days after receipt. See full calibration details →

Unit notes

The Tektronix BSX320 BERTScope is a protocol-aware Bit Error Ratio Analyzer designed for characterization and validation of high-speed serial data links up to 32 Gb/s. This instrument accelerates debugging of physical layer and link training issues while validating compliance with Gen3 and Gen4 standards including PCIe, SAS, SAS/SATA, USB 3.1, and DisplayPort. Technical Specifications

Data rate: Up to 32 Gb/s for pattern generation and error analysis Standards support: Gen3 and Gen4 protocols (PCIe, SAS, SAS/SATA, USB 3.1, DisplayPort, proprietary standards) Protocol-aware handshaking and synchronization with device under test DUT handshaking capability above 16 Gb/s for RX test requirements, including loopback initiation and adaptive link training 4-tap transmit equalization (optional) Jitter analysis from 1.5 to 32 Gb/s with random jitter up to 0.5 UI, band-limited 10 MHz to 1 GHz (1.5 MHz to 100 MHz in PCIe2 mode) BER-based direct Total Jitter measurement to 10^{-12} BER and beyond Jitter decomposition: random jitter, bounded uncorrelated jitter (BUJ), data dependent jitter (DDJ), inter-symbol interference (ISI), duty cycle distortion (DCD), sub-rate jitter (SRJ) Eye diagram analysis with BER correlation, mask testing, and BER contour Optional jitter map for comprehensive decomposition including long patterns (PRBS-31) Key Features Protocol-oriented and bit-oriented multi-chain pattern sequencing with enhanced pattern/sequence editor User-defined detector pattern matching with

BSX320 Specifications

PARAMETER	VALUE
Frequency Range	10 MHz to 1 GHz (jitter analysis band-limited range)

Full OEM specifications

Complete technical content extracted from the manufacturer datasheet. Sparse OEM tables are reconstructed as tables below; other text is preserved as paragraphs.

The Tektronix BSX320 BERTScope is a protocol-aware Bit Error Ratio Analyzer designed for characterization and validation of high-speed serial data links up to 32 Gb/s. This instrument accelerates debugging of physical layer and link training issues while validating compliance with Gen3 and Gen4 standards including PCIe, SAS, SAS/SATA, USB 3.1, and DisplayPort.

Typical Applications Physical layer validation, link training debugging, receiver sensitivity characterization, clock recovery jitter tolerance assessment, and compliance verification for high-speed serial standards.

Aumictech offers NIST-traceable calibration and repair for the Tektronix BSX320. All calibrations are performed to NIST-traceable standards and ship with a certificate. Turnaround is typically 1-3 business days after receipt.

This Tektronix BSX320 is listed at . Calibration is available separately from . Contact us for volume pricing or if you need multiple units.

BSX320 Specifications

PARAMETER	VALUE
Frequency Range	10 MHz to 1 GHz (jitter analysis band-limited range)

Technical Specifications

Data rate: Up to 32 Gb/s for pattern generation and error analysis Standards support: Gen3 and Gen4 protocols (PCIe, SAS, SAS/SATA, USB 3.1, DisplayPort, proprietary standards) Protocol-aware handshaking and synchronization with device under test DUT handshaking capability above 16 Gb/s for RX test requirements, including loopback initiation and adaptive link training 4-tap transmit equalization (optional) Jitter analysis from 1.5 to 32 Gb/s with random jitter up to 0.5 UI, band-limited 10 MHz to 1 GHz (1.5 MHz to 100 MHz in PCIe2 mode) BER-based direct Total Jitter measurement to 10^{-12} BER and beyond Jitter decomposition: random jitter, bounded uncorrelated jitter (BUJ), data dependent jitter (DDJ), inter-symbol interference (ISI), duty cycle distortion (DCD), sub-rate jitter (SRJ) Eye diagram analysis with BER correlation, mask testing, and BER contour Optional jitter map for comprehensive decomposition including long patterns (PRBS-31)

Key Features

Protocol-oriented and bit-oriented multi-chain pattern sequencing with enhanced pattern/sequence editor User-defined detector pattern matching with stimulus-response feedback Optional forward error correction (FEC) analysis with post-FEC error rate simulation Patented Error Location Analysis for deterministic error pattern correlation Stressed signal generation (STR) for stressed receiver sensitivity and clock recovery jitter tolerance testing Spread spectrum clocking (SSC) measurement and display with frequency deviation and modulation rate analysis

Typical Applications Physical layer validation, link training debugging, receiver sensitivity characterization, clock recovery jitter tolerance assessment, and compliance verification for high-speed serial standards.

Tektronix BSX320 – Repair & Calibration Service

Aumictech offers NIST-traceable calibration and repair for the Tektronix BSX320. All calibrations are performed to NIST-traceable standards and ship with a certificate. Turnaround is typically 1-3 business days after receipt.

Standard Cal Pass/fail cert + NIST sticker Cal with Data Full NIST cert with measured values

Request Calibration → Request Repair Quote →

Tektronix BSX320 price

This Tektronix BSX320 is listed at . Calibration is available separately from . Contact us for volume pricing or if you need multiple units.

Tektronix BSX320 calibration cost

NIST-traceable calibration for the Tektronix BSX320 is (standard – pass/fail certificate and calibration

sticker) or (full measured data at every test point, reference standards documented, traceability chain included). Turnaround is 1 to 3 business days after receipt. See full calibration details →

Unit notes

The Tektronix BSX320 BERTScope is a protocol-aware Bit Error Ratio Analyzer designed for characterization and validation of high-speed serial data links up to 32 Gb/s. This instrument accelerates debugging of physical layer and link training issues while validating compliance with Gen3 and Gen4 standards including PCIe, SAS, SAS/SATA, USB 3.1, and DisplayPort. Technical Specifications Data rate: Up to 32 Gb/s for pattern generation and error analysis Standards support: Gen3 and Gen4 protocols (PCIe, SAS, SAS/SATA, USB 3.1, DisplayPort, proprietary standards) Protocol-aware handshaking and synchronization with device under test DUT handshaking capability above 16 Gb/s for RX test requirements, including loopback initiation and adaptive link training 4-tap transmit equalization (optional) Jitter analysis from 1.5 to 32 Gb/s with random jitter up to 0.5 UI, band-limited 10 MHz to 1 GHz (1.5 MHz to 100 MHz in PCIe2 mode) BER-based direct Total Jitter measurement to 10^{-12} BER and beyond Jitter decomposition: random jitter, bounded uncorrelated jitter (BUJ), data dependent jitter (DDJ), inter-symbol interference (ISI), duty cycle distortion (DCD), sub-rate jitter (SRJ) Eye diagram analysis with BER correlation, mask testing, and BER contour Optional jitter map for comprehensive decomposition including long patterns (PRBS-31) Key Features Protocol-oriented and bit-oriented multi-chain pattern sequencing with enhanced pattern/sequence editor User-defined detector pattern matching with

Available from Aumictech

Used and refurbished unit evaluated in-house. Calibration: Available on request. Used · In stock.

Request a quote: sales@aumictech.com · +1 (484) 841-9341

Aumictech

788 S 500 E, Pleasant Grove, UT 84062
sales@aumictech.com · +1 (484) 841-9341
<https://aumictechlabs.com>

NIST-traceable calibration · SAM registered ·
30-day returns
NAICS 423690 · 811210 · 541380
Generated August 12, 2026

Technical content from manufacturer specifications. Unit photo/stock from Aumictech listing when available. Specifications subject to OEM documentation and unit condition.